Memristors have demonstrated immense potential as building blocks in future adaptive neuromorphic architectures. Recently, there has been focus on emulating specific synaptic functions of the mammalian nervous system by either tailoring the functional oxides or engineering the external programming hardware. However, high device-to-device variability in memristors induced by the electroforming process and complicated programming hardware are among the key challenges that hinder achieving biomimetic neuromorphic networks. Here, an electroforming-free and complementary metal oxide semiconductor (CMOS)-compatible memristor based on oxygen-deficient SrTiO 3-x (STO x ) is reported to imitate synaptic learning rules. Through spectroscopic and cross-sectional transmission electron microscopic analyses, electroforming-free characteristics are attributed to the bandgap reduction of STO x by the 2 formation of oxygen vacancies. The potential of such memristors to behave as artificial synapses is demonstrated by successfully implementing high order time-and rate-dependent synaptic learning rules. Also, a simple hybrid CMOS-memristor approach is presented to implement a variety of synaptic learning rules. Results are benchmarked against biological measurements form hippocampal and visual cortices with good agreement. This demonstration is a step towards the realization of large scale adaptive neuromorphic computation and networks.
Introduction
The functionality of a brain is attributed to the activity-dependent synaptic weight change, enabling principal cognitive functions. 1 Although the underlying precise biological mechanism of the synaptic functionality is still under debate, 2 it is well established that in vivo neurons follow the Hebbian synaptic learning through spike-time-dependent-plasticity (STDP). [3] [4] [5] [6] [7] In order to mimic the biological synaptic learning, conventional complementary metal oxide semiconductor (CMOS) circuits have been employed, [8] [9] but with no intrinsic learning capability, high energy consumption and limited scalability. All these factors prevent CMOS neuromorphic systems from even reaching towards the efficiency 10 and density (~10 11 neurons and ~10 15 synapses compact in volume of ~1130-1260 cm 3 ) 11 of the human brain.
Nanoscale memristors have attracted attention as potential artificial synapses due to their similar activity-dependent nonlinear conductance modulation. [12] [13] [14] [15] However, memristors require integration with the driving CMOS subsystems to successfully execute the memory/computation operations and emulate synaptic functions. To date, several hybrid CMOS-memristor architectures have been reported to achieve high density memory systems and neuromorphic computing paradigm. [16] [17] [18] But complex CMOS circuitry, inexorable electroforming process causing a high device-to-device variability and stochastic nature of resistive switching are hampering the realization of efficient neuromorphic networks. [15] [16] 19 A hybrid architecture implementing a simple dynamic CMOS circuitry to comply with any type of memristors and an energy efficient element would enable the imitation of versatile neuromorphic functions.
In this study, we exploit electroforming-free characteristics of STO Though the classical p-STDP models helped to establish a fundamental understanding of the Hebbian synaptic plasticity in several neural systems but it is not sufficient to accurately model all biological experimental results produced by multiple (triplet and quadruplet) spikes. 23, 26 This can be associated with deficiencies in the classical p-STDP model, such as excluding non-linear integration of spike pairs and their repetition frequency to quantify the synaptic modification. 24, 26 This infers the classical p-STDP model cannot elicit the BCM synaptic learning rule, which is regarded as a possible explanation of experience-dependent synaptic plasticity. 24 On the other hand, the t-STDP model is believed to be comprehensive enough to explain the biological experimental results produced by multiple spikes. As such, the implementation of the t-STDP rule on STO x synaptic devices can highlight the capability of these artificial synapses to mimic the biological synaptic functionalities. We acknowledge that a few memristive models and circuits have recently been proposed to reproduce these synaptic learning rules. [27] [28] [29] However, an experimental emulation of these essential biological learning rules will signify the potential of memristors for future neuromorphic computation.
Switching Characteristics of STO x Synaptic Devices
The STO x synaptic devices are fabricated in a metal-insulator-metal (MIM) configuration as a bilayer stack of Ti/STO x sandwiched between top and bottom Pt electrodes. The stoichiometric analysis of STO x thin films shows that the sputtered films are oxygen-deficient which indicates presences of oxygen vacancies in the as-grown STO x switching layer (Supporting Information, Figure S1 ). Figure 1a shows an electroforming-free clockwise bipolar switching behavior of the STO x synaptic devices. As depicted in Figure 1a Figure S2 ). However, the pristine state resistances are cell area dependent. Furthermore, the statistical analysis of the as-fabricated devices shows that the average SET and RESET voltages during the first I-V sweeps are also area dependent (Supporting Information, Figure S2 ). The electroforming-free characteristic of the STO x synaptic devices can be associated with the presence of as-grown and increase in the concentration of oxygen vacancies under applied bias. [34] [35] It is possible that during the first SET sweep Joule heating may induce additional oxygen vacancies in the MIM structure, according to oxygen exchange reaction ( ). 36 As such, the increasing concentration of oxygen vacancies reduces their migration distance and consequently the electrical energy required to form a conductive path. Further evidence and cross-sectional characterisation of the filamentary path is given in the following sections. To evaluate the reliability of the STO x MIM devices, the resistive states are measured at elevated temperatures ranging from 150 to 250 ˚C, as shown in the inset of Figure 1b . The retention of HRS measured for 30 hours at 250 ˚C shows no failure, indicating high stability of HRS.
However, retention characteristics of LRS are temperature-sensitive. This high temperature LRS retention failure can be associated with the thermally-assisted reduction in the concentration of oxygen vacancies in the nano-filament and eventually its rupture. 37 The LRS retention failure time at different temperatures (where resistance jumps higher than the HRS) is plotted in an
Arrhenius plot, as shown in Figure 1b , to calculate the oxygen vacancy migration activation energy and estimate the retention characteristics of the STO x memristors. The extrapolation of the fitting line in Figure 1b estimates the retention time of ca. 7.6 years at room temperature. This further supports our earlier statement regarding the formation of conductive filamentary pathway in the MIM devices. In order to explain the electroforming-free switching behaviour of our STO x synaptic devices, we have conducted detailed material characterisation and crosssectional microstructural analyses, as described in the following sections.
Visualising Filamentary Switching in STO x Synaptic Devices
The physical structure of the STO x synaptic devices and their compositional analysis is characterised by cross-sectional transmission electron microscopy (TEM). Electron energy loss spectroscopy (EELS) is used to assess the distribution of oxygen content in the MIM devices.
The cross-sectional micrograph and corresponding EELS spectra of a pristine MIM device reveal an amorphous microstructure of the STO x layer and a partial oxidation of the top Ti layer at the Ti/STO x interface (Supporting Information, Figure S5 ). The amorphous and oxygen-deficient structure of STO x layer is attributed to the room temperature sputtering in a pure argon environment. Also, the partial oxidation of the top Ti layer to sub-oxide at Ti/STO x interface can be associated with the interfacial oxygen diffusion and Ti-O bonding between Ti and STO x oxygen ions. [45] [46] [47] we evaluate the Ti-L 2,3 edge profiles to qualitatively analyse the electronic structure of the ROIs. 
Implementation of synaptic functions
A typical biological synapse consists of a pre-synaptic neuron and a post-synaptic neuron connected through a synapse, as schematically illustrated in Figure 3a . In a memristor based artificial synapse, the bottom and top electrodes work as neurons and the switching layer acts as a synaptic connection. The electrical conductivity of the device interprets the synaptic weight, while its increase or decrease translates to potentiation or depression, respectively, in response to the applied voltage spikes. Figure 3b shows an experimental implementation of simplified t-STDP learning rules as described in Ref. [23] [24] , using our STO x memristor. Synaptic changes reported here ( Figure 3b ) are collected using application of different pulse magnitudes with fixed pulse widths. A time-to-digital-to-voltage circuitry (shown in Figure 5a and discussed later) is simulated to generate magnitude of the voltage pulses corresponding to the spike-timing information ( and ). To verify the capability of this scheme to implement a wide range of learning rules including p-STDP and t-STDP, we have applied a series of 100 pulses for each voltage magnitude that is chosen by the programming circuitry. The amplitude of applied voltage pulses for the corresponding spike-timing is listed in Table S1 , Supporting
Information. These experiments demonstrate a simple analog time-multiplexing implementation of artificial memristive synapses with shared peripheral circuitry.
A simplified t-STDP learning rule, 23-24 mentioned in Equation 1, suggests that synaptic depression is produced by spiking pairs with time interval of (as in classical p-STDP rule), while synaptic potentiation takes a triplet of spikes into account. Here, we consider post-pre-post configuration of the triplet spikes, all details can be similarly applied for a pre-post-pre configuration. It is also important to note that the asymmetry of the STDP window, shown in 
where , , and are the number of data points in a dataset, mean weight change (in electrophysiological and STO x memristor experiments) and the standard error mean (SEM) of for a given data point , respectively. In the hippocampal culture, 13 data points are used, which includes 2 pairing and 3 quadruplet data points. To compare our experimental results with hippocampal culture, we use only 8 triplet data points, 4 for 2-pre-1-post and 4 for 1-pre-2-post triplet spiking patterns. Also, we minimize the function (given in Equation 2) which represents the error between our memristor experimental results and hippocampal culture (Figure 4a and 4b). Conventionally, parameters of the CMOS drive circuit are tuned to achieve the best match between the mathematical t-STDP and hippocampal culture data. 27-28 However, we minimize the error via one to one mapping of the weight changes ( ) to the appropriate voltage levels applied to the artificial synapses (STO x memristors). Furthermore, this mapping is carried out by extracting timing information using a time-to-digital (T2D) and then digital-to-voltage conversion in the CMOS drive circuitry (as explained below). As such, the error is minimized by creating and changing a digital look-up table that maps incoming spike-timings information to a 6-bit digital code. The weight change corresponding to the both triplet pairing configurations is listed in Table S2 , Supporting Information. There is <10% error between our memristor data and hippocampal culture data which is comparatively smaller than previously achieved by mathematical t-STDP model. 
CMOS Drive Circuitry
The available literature reports either extensive peripheral circuitry to generate suitable pre-and post-synaptic spike shapes (similar to the biological action potentials) or special circuits designed for a specific type of memristive system. 16, 56 Additionally, the direct interfacing between CMOS drive circuitry and memristive devices/array can expose them to CMOS circuit non-idealities. 57 Herein, we utilize a well-established CMOS circuit, called forward body biasing, 58-61 in combination with a time-to-digital converter to implement not only time dependent synaptic rules but also demonstrate the potential of implementing a wide variety of synaptic learning rules.
Figure 5a
shows a schematic of the proposed CMOS drive circuit which is a modification of the body-bias generator, 59-60 and converts differences in input spike-timing into voltage amplitudes.
The T2D module is responsible for the pre-and post-synaptic event digitization and includes a timing control unit and a decoder (see Section S5, Supporting Information). The timing control unit is a fully digital unit that receives pre-and post-spikes and generates a binary code according to the timing intervals and works based on a number of counters that are triggered and stopped with spikes. It can be configured for multiple protocol implementation and detection. 58 As depicted in Figure 5a , a finely tuned voltage ( ) is generated to modify the weight of a memristor and is connected to a memristor array via a voltage follower (VF) and an array of transmission gates (TGs) that are connected to the top-electrodes (TEs) and bottomelectrodes (BEs) of the memristor array. It is worth mentioning that we focus on design of the peripheral circuitry for memristive artificial synapses, while modifications in the neuron designs may also be necessary to consider online-learning aspects of the learning rules discussed above.
Each device in the array is individually accessible via an addressable top-electrode (TE) and bottom-electrode (BE) connections. Selections are mandated externally and also partially include some internal data. These selection signals are represented with two digital vectors for rows (R) and columns (C), i.e., and respectively, in Figure 5a . Note that is a constant reference current that is supplied through a digital to analog converter (DAC), while and represent analog voltage supply and ground of the drive circuit, respectively. The proposed drive circuitry disconnects timing scales from the voltage level generation. Also the T2D module is fully programmable and is capable of mapping any spike-timing to any binary code which can be translated to the corresponding voltage amplitude, via the DAC. As revealed in Figure 3b , near exponential relationship exists between the programming voltage amplitude ( ) and synaptic weight change ( ). This implies that a small variation in can cause a significant deviation in .Therefore, it is essential to estimate the programming efficiency of the proposed CMOS drive circuit. Figure 5b shows the Cadence simulation of the DAC circuitry using 90 nm CMOS technology. A 15.6 mV resolution of the for a total 1 V supply is achieved. Figure 5b and Table S1 (Supporting Information), shows overall mapping of spike-timing to DAC code and then to an equivalent voltage ( in this case). It has been reported that variation in is less than 5 mV. 59-60 Although the 15.6 mV increase in applied voltage magnitudes even higher than the V READ (i.e., 0.5 V) do not necessarily switch the device, it is observed that such an increase makes a significant statistical change in .
Conclusion
In summary, we have presented a CMOS-compatible memristor based on STO x exhibiting electroforming-free bipolar resistive switching behaviour. First, through electrical and crosssectional characterisations we have shown that reliable resistive switching in the STO x memristors is attributed to the redox reactions and electronic transport through the localised conductive filamentary pathway. In addition to the electroforming-free characteristics, the STO x memristors have also shown their scalability potential for future high-density memory applications. Secondly, we have demonstrated a hybrid CMOS-memristor approach to successfully mimic high order time-dependent, such as p-and t-STDP, and rate-dependent, such as BCM, synaptic learning rules. As such, this study is a step towards the realization of an adaptive neuromorphic network. 
Experimental

Electrical characterisation:
The electrical characterisation of the STO x synaptic devices is performed under ambient conditions by using the Keithley 4200SCS equipped with remote preamplifiers and 4225 pulse modulation unit and Agilent 2912A sourcemeter connected to a micro-probe station. High temperature electrical measurements are performed by using an environmentally isolated Linkum chamber connected with Agilent 2912A sourcemeter.
X-ray photoelectron spectroscopy:
The X-ray photoelectron spectroscopy (XPS) spectra are collected by using a Thermo Scientific K-Alpha instrument equipped with an Al Kα radiation source (1486.6 eV). For the XPS analysis bare STO x oxide thin films (~25 nm) sputtered on SiO 2 /Si substrates and a commercial stoichiometric STO (100) single crystal substrate (as a reference) are used. All spectra are resolved by using the standard Gaussian-Lorentzian function followed by the Shirley background correction.
Photoluminescence spectroscopy:
The photoluminescence emission spectrum is obtained using Horiba Scientific FluoroMax-4 spectrofluorometer, at room temperature from. A laser source with 325 nm of wavelength is used to excite the sputtered STO thin film.
Cross-sectional analyses:
The transmission electron microscopy (TEM) and electron energy loss spectroscopic (EELS) analyses are performed on pristine and switching STO x MIM devices (at least for 50 cycles and subjected to constant bias stresses) using a JEOL 2100F scanning A power law fit is adopted for the pre-edge background correction while the influence of nearby peaks and plural scattering are reduced by narrow signal windows. 
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S1. Compositional and electronic analyses of STO x thin films
The chemical composition of the sputtered STO x thin film is analysed by X-ray photoelectron spectroscopy (XPS). In order to evaluate the stoichiometry, the core-level elemental spectra of sputtered STO x thin film are compared with the spectra collected from a reference stoichiometric STO (100) substrate, as shown in Figure S1a- The Ti 2p spectra of the both stoichiometric STO reference substrate and our STO x are shown in Figure S1c . In order to assess the effect of as-grown oxygen vacancies on the electronic structure of STO x , photoluminescence (PL) spectra are obtained using a 325 nm (3.82 eV) excitation source ( Figure S1d ). The PL emission from undoped STO (at room temperature) is associated with the presence of TiO 5 defects. [6] [7] [8] [9] Furthermore, it is know that sputter deposition in a pure Ar environment creats as-grown oxygen vacancies (i.e., TiO 5 defects), [9] [10] [11] which is also observed in our XPS analysis (explained above). As such, the PL emission is expected from STO x thin film. Figure S1d shows the PL spectra collected from bare STO x thin film at room temperature. The resolved PL spectra show a range of emission components between 2.3 eV and 3.3 eV which can be associated with the recombination of free electrons with in-gap levels and self-trapped exciton recombination. 6, 12 This indicates that as-grown oxygen vacancies introduce in-gap states which result in the overall bandgap reduction of STO x . As such, the reduced bandgap of STO x may provide an assistive role in electroforming-free resistive switching behavior at relatively low applied bias than previously reported STO memristors. During the endurance evaluation of STO x MIM devices, train of WRITE/READ/ERASE/READ voltage pulses are used. Figure S4 shows the characterisation of applied voltage pulses. 
S3. Cross-sectional analyses of STO x devices
Transmission electron microscope (TEM) and electron energy loss spectroscopy (EELS) techniques are used to analyze the morphology and composition of the STO x MIM devices. 
S4. Spike-time conversion to voltage
The time-to-digital-to-voltage circuitry converts spike-timing information into corresponding voltage magnitude. The corresponding voltages are applied to the bottom or top electrode of the STO x synaptic devices, depending on the sign of Δt 1 (potentiation or depression). 
S5. Event digitizer and time-to-voltage converter
The T2D (time-to-digital) module of our proposed CMOS circuit includes a timing control unit and a decoder (shown in Figure S6a ). The timing control unit is a fully digital unit that receives pre and post digital spikes and generates timing interval signals solely based on counters. It can be configured for multiple protocol implementation and detection. 17 The resolution of timing detection for any is identified by (1) 99 nA standby mode leakage current at room temperature, and a 235 mV/μs slew rate is achieved. 18 The circuit also demonstrates a strong accuracy of ±5 mV with 8.5 mV step sizes.
While we have modified the design, the original design is reported to have an area of around 175×175 μm 2 capable of driving up to 1 mm 2 of digital IP block. 18 We have added a fully digital timing control unit and removed n-well bias generation. While the main analog components are still part of the circuit, we estimate an area reduction of at least 20% is achievable in the modified time-to-voltage circuitry in comparison with the original body bias generator circuitry. [19] for adaptive body biasing but internally modified to support current application to nano-arrays.
